The GICD_TYPER2 characteristics are:
Provides information about which features the GIC implementation supports.
This register is present only when GICv4.1 is implemented. Otherwise, direct accesses to GICD_TYPER2 are RES0.
When GICD_CTLR.DS == 0, this register is Common.
GICD_TYPER2 is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | nASSGIcap | VIL | RES0 | VID |
Reserved, RES0.
Indicates whether SGIs can be configured to not have an active state.
The value of this field is an IMPLEMENTATION DEFINED choice of:
nASSGIcap | Meaning |
---|---|
0b0 |
SGIs have an active state. |
0b1 |
SGIs can be globally configured not to have an active state. |
This bit is RES0 on implementations that support two Security states.
Access to this field is RO.
Indicates whether 16 bits of vPEID are implemented.
The value of this field is an IMPLEMENTATION DEFINED choice of:
VIL | Meaning |
---|---|
0b0 |
GIC supports 16-bit vPEID. |
0b1 |
GIC supports GICD_TYPER2.VID + 1 bits of vPEID. |
Access to this field is RO.
Reserved, RES0.
When GICD_TYPER2.VIL == 1, the number of bits is equal to the bits of vPEID minus one.
When GICD_TYPER2.VIL == 0, this field is RES0.
This field has an IMPLEMENTATION DEFINED value.
Access to this field is RO.
Component | Frame | Offset | Instance |
---|---|---|---|
GIC Distributor | Dist_base | 0x000C | GICD_TYPER2 |
Accesses to this register are RO.
15/12/2024 22:27; 5e0a212688c6bd7aee92394b6f5e491b4d0fee1d
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.