TCR2MASK

Mask register to prevent updates of fields in TCR2_EL1 on writes to TCR2_EL1 or TCR2ALIAS_EL1.

Configuration

This register is present only when FEAT_SRMASK is implemented. Otherwise, direct accesses to TCR2MASK_EL1 are UNDEFINED.

Attributes

Field descriptions

Bits [63:22]

FNGNA1, bit [21]
When FEAT_THE is implemented:

FNGNA1	Meaning
0b0	TCR2_EL1.FNGNA1 is writeable.
0b1	TCR2_EL1.FNGNA1 is not writeable.

Otherwise:

FNGNA0, bit [20]
When FEAT_THE is implemented:

FNGNA0	Meaning
0b0	TCR2_EL1.FNGNA0 is writeable.
0b1	TCR2_EL1.FNGNA0 is not writeable.

Otherwise:

Bit [19]

FNG1, bit [18]
When FEAT_ASID2 is implemented:

FNG1	Meaning
0b0	TCR2_EL1.FNG1 is writeable.
0b1	TCR2_EL1.FNG1 is not writeable.

Otherwise:

FNG0, bit [17]
When FEAT_ASID2 is implemented:

FNG0	Meaning
0b0	TCR2_EL1.FNG0 is writeable.
0b1	TCR2_EL1.FNG0 is not writeable.

Otherwise:

A2, bit [16]
When FEAT_ASID2 is implemented:

A2	Meaning
0b0	TCR2_EL1.A2 is writeable.
0b1	TCR2_EL1.A2 is not writeable.

Otherwise:

DisCH1, bit [15]
When FEAT_D128 is implemented:

DisCH1	Meaning
0b0	TCR2_EL1.DisCH1 is writeable.
0b1	TCR2_EL1.DisCH1 is not writeable.

Otherwise:

DisCH0, bit [14]
When FEAT_D128 is implemented:

DisCH0	Meaning
0b0	TCR2_EL1.DisCH0 is writeable.
0b1	TCR2_EL1.DisCH0 is not writeable.

Otherwise:

Bits [13:12]

HAFT, bit [11]
When FEAT_HAFT is implemented:

HAFT	Meaning
0b0	TCR2_EL1.HAFT is writeable.
0b1	TCR2_EL1.HAFT is not writeable.

Otherwise:

PTTWI, bit [10]
When FEAT_THE is implemented:

PTTWI	Meaning
0b0	TCR2_EL1.PTTWI is writeable.
0b1	TCR2_EL1.PTTWI is not writeable.

Otherwise:

Bits [9:6]

D128, bit [5]
When FEAT_D128 is implemented:

D128	Meaning
0b0	TCR2_EL1.D128 is writeable.
0b1	TCR2_EL1.D128 is not writeable.

Otherwise:

AIE, bit [4]
When FEAT_AIE is implemented:

AIE	Meaning
0b0	TCR2_EL1.AIE is writeable.
0b1	TCR2_EL1.AIE is not writeable.

Otherwise:

POE, bit [3]
When FEAT_S1POE is implemented:

POE	Meaning
0b0	TCR2_EL1.POE is writeable.
0b1	TCR2_EL1.POE is not writeable.

Otherwise:

E0POE, bit [2]
When FEAT_S1POE is implemented:

E0POE	Meaning
0b0	TCR2_EL1.E0POE is writeable.
0b1	TCR2_EL1.E0POE is not writeable.

Otherwise:

PIE, bit [1]
When FEAT_S1PIE is implemented:

PIE	Meaning
0b0	TCR2_EL1.PIE is writeable.
0b1	TCR2_EL1.PIE is not writeable.

Otherwise:

PnCH, bit [0]
When FEAT_THE is implemented:

PnCH	Meaning
0b0	TCR2_EL1.PnCH is writeable.
0b1	TCR2_EL1.PnCH is not writeable.

Otherwise:

Accessing TCR2MASK_EL1

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL3 using the accessor name TCR2MASK_EL1 or TCR2MASK_EL12 are not guaranteed to be ordered with respect to accesses using the other accessor name.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TCR2MASK_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0010	0b0111	0b011

if !IsFeatureImplemented(FEAT_SRMASK) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.SRMASKEn == '0' then UNDEFINED; elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3.FGTEn2 == '0') || HFGRTR2_EL2.nTCR2MASK_EL1 == '0') then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && (!IsHCRXEL2Enabled() || HCRX_EL2.SRMASKEn == '0') then AArch64.SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3.SRMASKEn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); elsif EffectiveHCR_EL2_NVx() IN {'111'} then X[t, 64] = NVMem[0x338]; else X[t, 64] = TCR2MASK_EL1; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.SRMASKEn == '0' then UNDEFINED; elsif HaveEL(EL3) && SCR_EL3.SRMASKEn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); elsif ELIsInHost(EL2) then X[t, 64] = TCR2MASK_EL2; else X[t, 64] = TCR2MASK_EL1; elsif PSTATE.EL == EL3 then X[t, 64] = TCR2MASK_EL1;

MSR TCR2MASK_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0010	0b0111	0b011

if !IsFeatureImplemented(FEAT_SRMASK) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.SRMASKEn == '0' then UNDEFINED; elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3.FGTEn2 == '0') || HFGWTR2_EL2.nTCR2MASK_EL1 == '0') then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && (!IsHCRXEL2Enabled() || HCRX_EL2.SRMASKEn == '0') then AArch64.SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3.SRMASKEn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); elsif EffectiveHCR_EL2_NVx() IN {'111'} then NVMem[0x338] = X[t, 64]; elsif !IsZero(EffectiveTCR2MASK_EL1()) then UNDEFINED; else TCR2MASK_EL1 = X[t, 64]; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.SRMASKEn == '0' then UNDEFINED; elsif HaveEL(EL3) && SCR_EL3.SRMASKEn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); elsif ELIsInHost(EL2) then if !IsZero(EffectiveTCR2MASK_EL2()) then UNDEFINED; else TCR2MASK_EL2 = X[t, 64]; else TCR2MASK_EL1 = X[t, 64]; elsif PSTATE.EL == EL3 then TCR2MASK_EL1 = X[t, 64];

MRS <Xt>, TCR2MASK_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0010	0b0111	0b011

if !IsFeatureImplemented(FEAT_SRMASK) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EffectiveHCR_EL2_NVx() == '101' then X[t, 64] = NVMem[0x338]; elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if ELIsInHost(EL2) then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.SRMASKEn == '0' then UNDEFINED; elsif HaveEL(EL3) && SCR_EL3.SRMASKEn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else X[t, 64] = TCR2MASK_EL1; else UNDEFINED; elsif PSTATE.EL == EL3 then if ELIsInHost(EL2) then X[t, 64] = TCR2MASK_EL1; else UNDEFINED;

MSR TCR2MASK_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0010	0b0111	0b011

if !IsFeatureImplemented(FEAT_SRMASK) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EffectiveHCR_EL2_NVx() == '101' then NVMem[0x338] = X[t, 64]; elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if ELIsInHost(EL2) then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.SRMASKEn == '0' then UNDEFINED; elsif HaveEL(EL3) && SCR_EL3.SRMASKEn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else TCR2MASK_EL1 = X[t, 64]; else UNDEFINED; elsif PSTATE.EL == EL3 then if ELIsInHost(EL2) then TCR2MASK_EL1 = X[t, 64]; else UNDEFINED;

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0
RES0										FNGNA1	FNGNA0	RES0	FNG1	FNG0	A2	DisCH1	DisCH0	RES0		HAFT	PTTWI	RES0				D128	AIE	POE	E0POE	PIE	PnCH

TCR2MASK_EL1, Extended Translation Control Masking Register (EL1)

Purpose

Configuration

Attributes

Field descriptions

Bits [63:22]

FNGNA1, bit [21]When FEAT_THE is implemented:

Otherwise:

FNGNA0, bit [20]When FEAT_THE is implemented:

Otherwise:

Bit [19]

FNG1, bit [18]When FEAT_ASID2 is implemented:

Otherwise:

FNG0, bit [17]When FEAT_ASID2 is implemented:

Otherwise:

A2, bit [16]When FEAT_ASID2 is implemented:

Otherwise:

DisCH1, bit [15]When FEAT_D128 is implemented:

Otherwise:

DisCH0, bit [14]When FEAT_D128 is implemented:

Otherwise:

Bits [13:12]

HAFT, bit [11]When FEAT_HAFT is implemented:

Otherwise:

PTTWI, bit [10]When FEAT_THE is implemented:

Otherwise:

Bits [9:6]

D128, bit [5]When FEAT_D128 is implemented:

Otherwise:

AIE, bit [4]When FEAT_AIE is implemented:

Otherwise:

POE, bit [3]When FEAT_S1POE is implemented:

Otherwise:

E0POE, bit [2]When FEAT_S1POE is implemented:

Otherwise:

PIE, bit [1]When FEAT_S1PIE is implemented:

Otherwise:

PnCH, bit [0]When FEAT_THE is implemented:

Otherwise:

Accessing TCR2MASK_EL1

MRS <Xt>, TCR2MASK_EL1

MSR TCR2MASK_EL1, <Xt>

MRS <Xt>, TCR2MASK_EL12

MSR TCR2MASK_EL12, <Xt>

FNGNA1, bit [21]
When FEAT_THE is implemented:

FNGNA0, bit [20]
When FEAT_THE is implemented:

FNG1, bit [18]
When FEAT_ASID2 is implemented:

FNG0, bit [17]
When FEAT_ASID2 is implemented:

A2, bit [16]
When FEAT_ASID2 is implemented:

DisCH1, bit [15]
When FEAT_D128 is implemented:

DisCH0, bit [14]
When FEAT_D128 is implemented:

HAFT, bit [11]
When FEAT_HAFT is implemented:

PTTWI, bit [10]
When FEAT_THE is implemented:

D128, bit [5]
When FEAT_D128 is implemented:

AIE, bit [4]
When FEAT_AIE is implemented:

POE, bit [3]
When FEAT_S1POE is implemented:

E0POE, bit [2]
When FEAT_S1POE is implemented:

PIE, bit [1]
When FEAT_S1PIE is implemented:

PnCH, bit [0]
When FEAT_THE is implemented: